A Stack-Based Routing Methodology For Nanometric Analogue CMOS Devices
نویسندگان
چکیده
In this paper, we present a nanometric layout generation tool for analogue building blocks called devices. We focus on the procedural routing methods inside devices. A device may have one or more folded transistors’ fingers merged into at least one stack depending on the chosen layout style. We present two routing methods: intra-stack and inter-stack to ease the routing of the wired segments. Taking advantage of both routing methods, the layout generation tool provides a range of transistor folding to respect the designer-defined constraints (either electrical or physical). Both routing methods are used to generate different layout styles. The layout generation for a differential pair device is illustrated using four layout styles: interdigitated, mirror, 2D common-centroid and M2 modules.
منابع مشابه
A methodology for simulation of hybrid Single-electron/MOS transistor circuits
In the early days of microelectronic design, a top-to-down design fl ow was conceived to achieve the designs, while a bottom-up verifi cation path was used in order to check them during every stage of design with the aim of generating a series of EDA tools. In a near future, hybrid systems composed of nanometric CMOS transistors and nano-devices, such as the SET will also need the development o...
متن کاملA Dynamic NOC Arbitration Technique using Combination of VCT and XY Routing
Continuous scaling of CMOS expertise makes the integration of large number of heterogeneous devices which results in efficient communication on a single chip. This is the purpose for which competent routers are desirable as a result of which communication takes place between these devices. The proposed methodology gives the method for on-chip routers based on combination of the XY and (Virtual ...
متن کاملParasitic and mismatch modeling for optimal stack generation [in CMOS]
Control of parasitic capacitance and minimization of layout mismatch are very crucial in the analog physical design automation. In this paper we study the techniques for modeling the distributed parasitic capacitance, modeling the parasitic parameter mismatch due to process gradient and modeling the inner stack routing mismatch. Based on the proposed models, a transistor folding technique and a...
متن کاملLow-Cost Highly-Efficient Fault Tolerant Processor Design for Mitigating the Reliability Issues in Nanometric Technologies
Various applications of electronic systems, such as medical implant devices, orcryptographic chips for potable devices require both lower power dissipation and higher levelof reliability. Moreover, as silicon-based CMOS technologies are fast approaching theirultimate limits, these requirements become necessary for the entire microelectronics industry.Indeed, by approaching these...
متن کاملLow-Power 3D Integration using Inductive Coupling Links for Neurotechnology Applications
Three dimensional system integration offers the ability to stack multiple dies, fabricated in disparate technologies, within a single IC. For this reason, it is gaining popularity for use in sensor devices which perform concurrent analogue and digital processing, as both analogue and digital dies can be coupled together. One such class of devices are closed-loop neuromodulators; neurostimulator...
متن کامل